It is shown that the time needed by a concurrent-read, concurrentwrite parallel random access machine (CRAM) to check if an input has a certain property is the same as the minimal depth of a rstorder inductive de nition of the property. This in turn is equal to the number of \iterations" of a rst-order sentence needed to express the property.
Introduction
Parallel time on a random access machine has a surprisingly simple mathematical de nition involving well-studied objects of mathematical logic. We This research was supported in part by the Mathematical Sciences Research Institute, Berkeley, California, and by National Science Foundation grants DCR-8603346 and show that the time needed by a concurrent-read, concurrent-write parallel random access machine (CRAM) to check if an input has a certain property is the same as the minimal depth of a rst-order inductive de nition of the property. This in turn is equal to the number of \iterations" of a rst-order sentence needed to express the property.
We now state our main result. (See x2 for relevant de nitions. In particular, the iteration of a rst-order sentence is de ned in x2.2, and the CRAM is de ned in x2.3. The de nition of the CRAM di ers from the standard de nition of the CRCW PRAM in 17] only in that a processor may shift a word of local memory by any polynomial number of bits in unit time. It follows from our results that for parallel time greater than or equal to log n there is no distinction between the models with and without the Shift instruction.) Theorem 1.1 Let S be a set of structures of some vocabulary . For example, S is a set of boolean strings, or a set of graphs, etc. For all polynomially bounded, parallel time constructible t(n), the following are equivalent:
1. S is recognizable by a CRAM in parallel time t(n), using polynomially many processors.
2. There exists a rst-order sentence ' such that the property S for structures of size at most n is expressed by ' iterated t(n) times.
3. S is de nable as a uniform rst-order induction whose depth, for structures of size n, is at most t(n). For t(n) log n, the equivalence of (1) and (2) in Theorem 1.1 may also be obtained by combining a result of Ruzzo and Tompa relating CRAMs to alternating Turing machines 17, Thm. 3], together with a result of ours relating alternating Turing machines to rst-order expressibility 9, Thm. B.4]. In order to prove the theorem for t(n) < log n, we were forced to modify the models slightly, adding the Shift operation to the CRAMs and adding BIT as a new logical relation to our rst-order language (see x2). We believe that the naturalness of Theorem 1.1 justi es these modi cations. This paper is organized as follows. In x2 we give all relevant de nitions. In x3 we prove our main result. In x4 we give a more detailed analysis of the bounds in Theorem 1.1. We show that the number of distinct variables in a rst-order inductive de nition is closely tied to the number of processors in the corresponding CRAM.
Until now, a principal unaesthetic feature of the theory of complexity via boolean circuits was that one had resorted to Turing machines to de ne the uniformity conditions for circuits 15] . As a corollary to Theorem 1.1, we obtain a purely syntactic uniformity notion for circuits. In x5 we describe this result as well as other relations between circuits and rst-order complexity.
As another corollary to Theorem 1.1, we present in x6 a new characterization of the Polynomial-Time Hierarchy (PH): PH is equal to the set of languages recognized by a CRAM using exponentially many processors and constant time. In x7 we give some suggestions for future work in this area.
Background and de nitions 2.1 First-order logic
We begin this section by making some precise de nitions concerning rstorder logic. For more information see 4].
A vocabulary = hR a 1 1 ; ; R a k k ; c 1 ; ; c r i is a tuple of relation symbols and constant symbols. R a i i is a relation symbol of arity a i . In the sequel we will usually omit the superscripts and the underlines to improve readability. A nite structure of vocabulary is a tuple, A = hf0; 1; ; n ? For example, a graph on n vertices, G = hf0:::n ? 1g; Ei, is a structure whose vocabulary 0 = hE 2 i has a single binary relation symbol. Similarly, a binary string of length n is a structure S = hf0:::n?1g; Mi whose vocabulary 1 = hM 1 i consists of a single unary relation symbol. Here the ith bit of S is 1 if and only if S j = M(i).
Let the symbol \ " denote the usual ordering on the natural numbers. We will include as a logical relation in our rst-order languages. This seems necessary in order to simulate machines whose inputs are structures given in some order. It is convenient to include logical constant symbols, 0; 1; , referring to the zeroth, rst, etc., elements of the universe, respectively. (If the universe is smaller than a given constant, then interpret that constant as 0.) We also include the logical predicate BIT, where BIT(x; y) holds if and only if the xth bit in the binary expansion of y is a one. 1 We now de ne the rst-order language L( ) to be the set of formulas built up from the relation and constant symbols of and the logical relation and constant symbols, =; ; BIT; 0; 1; , using logical connectives,^; _; :, variables, x; y; z; , and quanti ers, 8; 9.
We will think of a problem as a set of structures of some vocabulary . It su ces to consider only problems on binary strings, but it is more interesting to be able to talk about other vocabularies, e.g., graph problems, as well. For de niteness, we will x a scheme for coding an input structure as a binary string. If A = hf0; 1; ; n ? 1g; R A 1 :::R A k ; c A 1 :::c A r i, is a structure of type , then A will be encoded as a binary string bin(A) of length I(n) = n a 1 + + n a k + rdlog ne, consisting of one bit for each a i -tuple, potentially in the relation R i , and dlog ne bits to name each constant, c j . Thus we reserve n to indicate the size of the universe of the input structure. I(n), the length of bin(A), is polynomially related to n, and in the case where consists of a single unary relation { i.e. inputs are binary strings { I(n) = n.
De ne the complexity class FO to be the set of all rst-order expressible problems. We will see in x5 that FO is a uniform version of the circuit class AC 0 . (See also 1] where it is shown that FO is equal to deterministic log time uniform AC 0 .) Example 2.1 An example of a rst-order expressible property is addition. 2 In order to turn addition into a yes/no question, we can let our input have the vocabulary a = hA; B; ki consisting of two unary relations and a constant symbol. In a structure A of vocabulary a , the relations A and B are binary strings of length n = jAj. We will say that A satis es the addition property if the kth bit of the sum of A and B is one.
In order to express addition, we will rst express the carry bit,
CARRY(x) (9y < x) A(y)^B(y)^(8z:y < z < x)A(z) _ B(z)]
Then with standing for exclusive or, we can express PLUS,
Thus the sentence expressing the addition property is PLUS(k). 2 
Iterating rst-order sentences
To describe properties that are not in AC 0 , we need languages that are more expressive than FO. We now recall the de nition of the complexity classes FO t(n)] 3 . Intuitively, FO t(n)] consists of those problems that may be described by a rst-order sentence \iterated t(n) times." Let x be a variable and M a quanti er free formula. We will use the notation (8x:M) { read, \for all x such that M, ," { to abbreviate (8x)(M ! ). Similarly we will write (9x:M) { read, \there exists an x such that M, ," { to abbreviate (9x)(M^ ). We will call the expressions (8x:M) and (9x:M) restricted quanti ers. Let a quanti er block be a nite sequence of restricted quanti ers: QB = (Q 1 x 1 :M 1 ) (Q k x k :M k ). We will use the notation QB] t to denote the quanti er block QB repeated t times. I mean this literally:
Note that for any quanti er-free formulas M 0 ; M 1 ; ; M k 2 L( ), and any i 2 N, the expression QB] i M 0 is a well-formed formula in L( ). De nition 2.2 Let t : N ! N be any function, and let be any vocabulary.
A set C of structures of vocabulary is a member of FO t(n)] if and only if there exists a quanti er block QB and a quanti er-free formula M 0 from L( ), such that if we let ' n = QB] t(n) M 0 , for n = 1; 2; , then for all structures G of vocabulary with jGj = n, G 2 C , G j = ' n :
A more traditional way to iterate formulas is by making inductive de nitions, 14], 10]. Let IND-DEPTH t(n)] be the set of problems expressible as a uniform induction that requires depth of recursion at most t(n) for structures of size n. In 7] , Harel and Kozen introduce a programming language called IND, which is closely tied to inductive de nitions. They prove that the execution time for their IND programs is equal to the depth of the inductive de nitions that describe the programs' input output behavior. Let IND-TIME t(n)] be the set of languages accepted by IND programs using O t(n)] steps for inputs of size n. Then: Fact 2.3 ( 7] ) For all t(n),
This fact, together with Theorem 1.1, shows that there is a simple, high level programming language for which time corresponds exactly to time on a CRAM. In the remainder of this paper we write IND t(n)] to signify IND-TIME t(n)] as well as IND-DEPTH t(n)].
The following fact relates IND t(n)] to FO t(n)]. This fact follows easily Let E be the edge predicate for a graph G with n vertices. We can inductively de ne E , the re exive, transitive closure of G, as follows: E (x; y) x = y _ E(x; y) _ (9z)(E (x; z)^E (z; y)) : Let P n (x; y) mean that there is a path of length at most n from x to y. Then we can rewrite the above de nition of E as: P n (x; y) x = y _ E(x; y) _ (9z)(P n=2 (x; z)^P n=2 (z; y)) :
This can be rewritten: P n (x; y) (8z:M 1 )(9z)(P n=2 (x; z)^P n=2 (z; y)) ; where M 1 :(x = y_E(x; y)). Note that there is no free occurrence of the variable z after the 8z quanti er. Thus, in this case (8z:M 1 ) is equivalent to (M 1 ! ). Next, P n (x; y) (8z:M 1 )(9z)(8uv:M 2 )(P n=2 (u; v)) ; where M 2 (u = x^v = z) _ (u = z^v = y). Now, P n (x; y) (8z:M 1 )(9z)(8uv:M 2 )(8xy:M 3 )(P n=2 (x; y)) ; where M 3 (x = u^y = v). Thus, P n (x; y) QB] dlogne (P 1 (x; y)) ;
where QB = (8z:M 1 )(9z)(8uv:M 2 )(8xy:M 3 ). Note that P 1 (x; y) QB](false) :
It follows that P n (x; y) QB] d1+logne (false) ;
and thus E 2 FO log n] as claimed. 2 
Concurrent random access machines
We de ne the concurrent random access machine (CRAM) to be essentially the concurrent read, concurrent write parallel random access machine (CRCW PRAM) described in 17]. A CRAM is a synchronous parallel machine such that any number of processors may read or write into any word of global memory at any step. If several processors try to write into the same word at the same time, then the lowest-numbered processor succeeds. 4 In addition to assignments, the CRAM instruction set includes addition, subtraction, and branch on less than. Each processor also has a local register containing its processor number. The di erence between the CRAM and the CRCW PRAM described in 17] is that we also include a Shift instruction. Shift(x; y) causes the word x to be shifted y bits to the right. Without Shift, CRAM t(n)] would be too weak to simulate FO t(n)] for t(n) < log n. The reason behind the Shift operation for CRAMs and the corresponding BIT predicate for rst-order logic is that each bit of global memory should be available to every processor in constant time.
Let CRAM t(n)] be the set of problems accepted by a CRAM using polynomially many processors and time O t(n)]. Recall that we encode an input structure A = hf0; 1; ; n?1g; R A 1 ; ; R A k ; c A 1 ; ; c A r i, as the binary string bin(A) of length I(n) = n a 1 + + n a k + rdlog ne, Where a i is the arity of the ith input relation. The input string is placed one bit at a time in the rst I(n) global memory locations. 5 3 Proof of the main theorem Theorem 1.1 follows immediately from three containments: Fact 2.4, and the following two lemmas. Lemma 3.1 For any polynomially bounded t(n) we have, CRAM t(n)] IND t(n)] :
Proof We want to simulate the computation of a CRAM M. On input A, a structure of size n, M runs in t(n) synchronous steps, using p(n) processors, for some polynomial p(n). Since the number of processors, the time, and the memory word size are all polynomially bounded, we need only a constant number of variables x 1 ; ; x k , each ranging over the n element universe of A, to name any bit in any register belonging to any processor at any step of the computation. We can thus de ne the contents of all the relevant registers for any processor of M, by induction on the time step.
We now specify the CRAM model more precisely. We may assume that each processor has a nite set of registers including the following: Processor, containing the number between 1 and p(n) of the processor; Address, containing an address of global memory; Contents, containing a word to be written into or read from global memory; and Program Counter, containing the line number of the instruction to be executed next. The instructions to be simulated are limited to the following: I(n)=logn words of memory contain log n bits each of the input, or even if all I(n) bits are placed in the rst word, then all our results remain unchanged. Note that this is not true of the models used in 2], for example. There processors are assumed to have unlimited power and thus the partition of the inputs is crucial.
It is straightforward to write a rst-order inductive de nition for the relation VALUE(p; t; x; r; b) meaning that bit x in register r of processor p just after step t is equal to b. Note that since the number of processors, the time, and the word size are all polynomially bounded, a constant number of variables ranging from 0 to n ? 1 su ce to specify each of these values.
The inductive de nition of the relation VALUE(p; t; x; r; b) is a disjunction depending on the value of p's program counter at time t ? 1. The most interesting case is when the instruction to be executed is READ. Here we simply nd the most recent time t 0 < t at which the word speci ed by p's Address register at time t was written into, and the lowest numbered processor p 0 that wrote into this address at time t 0 . In this way we can access the answer, namely the xth bit of p 0 s Contents register at time t 0 .
It remains to check that Addition, Subtraction, BLT, and Shift are rstorder expressible, and that we can express the fact that each processor begins with its own processor number in its Processor register. Addition was done in Example 2.1. In a similar way we can express Subtraction, and Less Than. The main place we need the BIT relation is to express the fact that the initial contents of each processor's Processor register is its processor number. The relation BIT allows us to translate between variable numbers and words in memory. Using BIT we can also express addition on variable numbers and thus express the Shift operation.
Thus Our CRAM must test whether an input structure A satis es the sentence, ' n QB] t(n) M 0 :
The CRAM will use n k processors and n k?1 bits of global memory. Note that each processor has a number a 1 a k with 0 a i < n. Using the Shift operation it can retrieve each of the a i s in constant time. 6 The CRAM will evaluate ' n from right to left, simultaneously for all values of the variables x 1 ; ; x k . For 0 r t(n) k, let, ' r n (Q i x i :M i ) (Q k x k :M k ) QB] q M 0 ;
where r = k (q + 1) + 1 ? i. Let x 1 x i x k be the k ? 1-tuple resulting from x 1 x k by removing x i . We will now give a program for the CRAM which is broken into rounds, each consisting of three processor steps such that:
( ) Just after the rth round, the contents of memory location a 1 â i a k is 1 or 0 according to whether A j = ' r n (a 1 ; ; a k ).
Note that x i is not free in ' r n ! At the rth round, processor number a 1 a k executes the following three instructions according to whether Q i = 9 or Q i = 8: fQ i = 9g 1. b loc(a 1 â i+1 a k ); 2. loc(a 1 â i a k ) 0; 3. if M i (a 1 ; ; a k ) and b then loc(a 1 â i a k ) 1; fQ i = 8g 1. b loc(a 1 â i+1 a k ); 2. loc(a 1 â i a k ) 1;
3. if M i (a 1 ; ; a k ) and :b then loc(a 1 â i a k ) 0;
It is not hard to prove by induction that ( ) holds, and thus that the CRAM simulates the formula. block. Each gate of the network is connected to two bits of global memory in a simple connection pattern. The blowup of processors going from CRAM to FO to CRAM seems large (cf. Corollary 4.1); however, it is plausible to build rst-order networks with billions of processing elements, i.e. gates, thus accommodating fairly large n and moderately large k.
An immediate corollary of Theorem 1.1 is that the complexity class CRAM t(n)] is not a ected by minor changes in how the input is arranged, nor in the global memory word size, nor even by a change in the convention on how write con icts are resolved.
Corollary 3.4 For any function t(n), the complexity class CRAM t(n)] is
not changed if we modify the de nition of a CRAM in any consistent combination of the following ways. (By consistent we mean that we don't allow input words larger than the global word size, nor larger than the allowable length of applications of Shift.)
1. Change the input distribution so that either (a) the entire input is placed in the rst word of global memory, or (b) the I(n) bits of input are placed log n bits at a time in the rst I(n)= log n words of global memory.
2. Change the global memory word size so that either (a)The global word size is one, i.e. words are single bits. (Local registers do not have this restriction so that the processor's number may be stored and manipulated.), or (b) The global word size is bounded by O log n]. 3 . Modify the Shift operation so that shifts are limited to the maximum of the input word size and of the log base 2 of the number of processors.
4. Remove the polynomial bound on the number of memory locations, thus allowing an unbounded global memory.
5. Instead of the priority rule for the resolution of write con icts, adopt the common write rule in which di erent processors never write di erent values into the same memory location at a given time step.
Proof The proof is that Lemmas 3.1 and 3.2 still hold with any consistent set of these modi cations. This is immediate for Lemma 3.1. For Lemma 3.2, we must only show that processor number a 1 a k still has the power in constant time to evaluate the quanti er-free formula M i (a 1 ; ; a k ), and to name the global memory location a 1 â i a k , for 1 i k. Recall that we are assuming that the input structure A = hf0; 1; ; n ? 1g; R A 1 ; ; R A p ; c A 1 ; ; c A q i is coded as a bit string of length I(n) = n r 1 + + n r p + qdlog ne. It is clear that all of the consistent modi cations above allow processor a 1 a k to test in constant time whether or not the relation R(t 1 ; ; t r ) holds, where R is an input or logical relation, and t j 2 fa 1 ; ; a k g fc j j1 j qg.
4 On the e ciency of the simulations
In this section we analyze the proof of Theorem 1.1 in more detail in order to give the following bounds for translating between CRAM and IND. After we prove Corollary 4.1, we discuss the cost of the simulation, and how these bounds can be improved. The proofs in this section involve counting how many variables are needed in various rst-order formulas. This whole section should be omitted by the casual reader.
Corollary 4.1 Let CRAM t(n)]-PROC p(n)] be the complexity class CRAM t(n)]
restricted to machines using at most O p(n)] processors. Let IND t(n)]-VAR v(n)] be the complexity class IND t(n)] restricted to inductive de nitions using at most v(n) distinct variables. Assume for simplicity that the maximum size of a register word, and t(n) are both o p n], and that 1 is a natural number. Then, CRAM t(n)]-PROC n ] IND t(n)]-VAR 2 + 2] CRAM t(n)]-PROC n 2 +2 ] Proof We prove these bounds using the following two lemmas. (e) For all p 00 < p 0 , if p 00 wrote at time t 0 , then Address(p 00 ; t 0 ) 6 =Address(p 0 ; t 0 ), (f) For all t 00 such that t 0 < t 00 < t and for all p 00 , if p 00 wrote at time t 00 , then Address(p 00 ; t 00 ) 6 =Address(p 0 ; t 0 ).
Let's count variables. On its face this formula uses three p 0 s and three t's. However, two copies of each su ce. Observe that where we quantify p 00 in lines 3e and 3f, we no longer need p, so we may use these variables instead. Similarly, when we quantify t 00 on line 3f, we don't need p 00 so we may temporarily use one of its variables for t 00 . Finally, we would seem to need an extra variable to say \Address(p 00 ; t 00 ) 6 =Address(p 0 ; t 0 )," in 3f.
Here we use the fact that t is o p n], so t 0 and t 00 can be coded into a single variable. Then with one more variable we can say that there exists a bit on which Address(p 00 ; t 00 ) and Address(p 0 ; t 0 ) disagree. Thus 2 + 2 variables su ce as claimed.
2
The second lemma we need (Lemma 4.3) is a re nement of Lemma 3.2. Proof This is very similar to the proof of Lemma 3.2. Let T be the parse tree of '. The CRAM will have n k jTj processors: one for each value of the k variables and each node in T. Let be the depth of T. In rounds consisting of 3 steps, the CRAM will evaluate an iteration of '. Let r = arity(R) = the number of variables in x; so r k. The CRAM will have n r bits of global memory to hold the truth value of R t = ' t (;). It will use an additional n k jTj bits of memory to store the truth values corresponding to nodes of T. Thus R d(n) , the least xed point of ', is computed in time O d(n)], using O n k ] processors, as claimed. 2
This completes the proof of Corollary 4.1.
The above proofs give us some information concerning the e ciency of our simulation of CRAM s with rst-order inductive de nitions. The main questions is, \Why is the number of variables needed to express a computation of n processors 2 + 2, instead of ?" We discuss the multiplicative factor of two, and the additional two variables, respectively in the next two paragraphs.
We need the 2 term for two reasons: we must specify p and p 0 at the same time in order to say that their Address registers are equal; and we need to say that no lower numbered processor p 00 wrote into the same address as p 0 .
This term points out a di erence between the CRAM model and the network described in Remark 3.3 that was used to simulate a FO t(n)] property. The factor of two would be eliminated if we adopted a weaker parallel machine model allowing only common writes 7 , and such that the memory location accessed by a processor could be determined by a very simple computation on the processor number.
The additional two variables arise for various bookkeeping reasons. This term can be signi cantly reduced if we make the following two changes:
1. Rather than keeping track of all previous times, we can assume that every bit of global memory is written into at least every T time steps for some constant T. 2 . The register size can be restricted to O log n] so we need only O log log n] bits to name a bit of a word.
Remark 4.4 The above observations show that the relation between the number of variables needed to give an inductive de nition of a relation, and the logarithm to the base n of the number of processors needed to quickly compute the relation are nearly identical. The cost of programming with rst-order inductive de nitions rather than CRAM s is theoretically very small. More work and even some experimentation must be done before one can say whether or not this will turn out to be a practical approach.
NC versus FO
In this section we relate the uniform NC circuit classes to FO t(n)], and we derive a completely syntactic de nition for circuit uniformity. We show that our de nition is equivalent to the usual Turing machine-based de nition in the range where the latter exists.
Let NC i (respectively, AC i ) be the set of problems recognizable by a uniform sequence of polynomial size, bounded fan-in (respectively, unbounded fan-in) boolean circuits of depth log i n. Let NC = AC = S i NC i . Ruzzo characterized these uniform circuit classes in terms of alternating Turing machines: Fact 5.1 ( 15] ) For i 1, NC i = ASPACE-TIME log n; log i n] ; AC i = ASPACE-ALT log n; log i n] : Ruzzo and Tompa proved the following relationship between the uniform AC classes and the CRAM : The following corollary of Theorem 1.1 and Fact 5.2 shows that the uniformity condition for the AC i circuit classes can be described in a syntactic way. A rst-order sentence iterated t(n) times is also an AC circuit \iterated" t(n) times. Thus we no longer need to mention machines when discussing uniform circuit complexity. Before now there was no satisfactory de nition for uniform AC 0 . It is easy to see that a rst-order sentence corresponds to a particularly simple sequence of AC 0 circuits. Each quanti er 9x (respectively, 8x) is just an n-ary \or" (respectively, \and"). In 11] we showed that an appropriate way to make rst-order sentences nonuniform is to add an arbitrary new logical relation. The following fact says that nonuniform AC 0 is equal to nonuniform FO. 8 Fact 5.4 ( 11] ) Given a problem S and an integer d > 1 the following are equivalent:
1. S is recognized by a sequence of depth d+1, polynomial-size circuits, with bounded fan-in at the bottom level.
2. There exists a new logical relation R N a and a rst-order formula ' in which R occurs such that ' expresses S. The formula ' contains d alternating blocks of quanti ers.
In view of the above results, we propose the following:
De nition 5.5 Let (uniform) AC 0 def = FO 1] = CRAM 1] .
Since we rst made this suggestion, much evidence concerning the appropriateness of De nition 5.5 has appeared. In particular, see 1] for a study of low-level uniformity. It is shown there that FO is equal to deterministic log time uniform AC 0 .
In 11] we introduced the notion of rst-order translations. These reductions consist of a xed rst-order formula translating all instances of one problem to instances of another. (First-order translations are interpretations between theories, cf. 4], that are also reductions in the complexity theoretic sense.) It follows from De nition 5.5 that rst-order translations are exactly uniform AC 0 reductions.
One way to evaluate the appropriateness of De nition 5.5 is to examine examples of AC 0 reductions in the literature and see whether or not they can be made uniform. Of those we have considered, the answer is yes, with the following interesting exception. (The UGAP problem is the set of undirected graphs for which there exists a path from vertex 0 to vertex n ? 1.) Fact 5. 6 3] . UGAP is nonuniform AC 0 reducible to UNDIR-CYCLE. Now UNDIR-CYCLE is in DSPACE log n] 8], but UGAP is not known to be in DSPACE log n]. Of course, Remark 5.7 If UGAP is uniform AC 0 reducible to UNDIR-CYCLE, then UGAP is in DSPACE log n].
We mention one more interesting justi cation of De nition 5.5. In 3] it is shown that the obvious bounds, nonuniform NC i nonuniform AC i can be improved to Fact 5.8 ( 3] ) nonuniform NC i nonuniform AC-DEPTH log i n= log log n] : When i = 1 this bound is optimal because nonuniform AC-DEPTH log n= log log n] is necessary for Parity 18] . We next show that the same bound holds in the uniform case: Theorem 5.9 For t(n) log n, ASPACE log n]?TIME t(n)] FO t(n)= log log n] : Proof This is a log log n factor improvement of Theorem B.3 in 9]. There we showed how to code a log space Turing machine con guration using a constant number of variables, as well as how to write the predicate M 1 ( x; y), meaning that h x; yi is a valid move of the given alternating Turing machine.
We could then inductively de ne the predicate Accept t ( x), meaning that the con guration x leads to acceptance in the sense of alternating Turing machines in t steps: Accept t ( x) (9 y:M 1 ( x; y))(8 z:M 2 )Accept t?1 ( z) ; where M 2 ( z = y) _ (\ x is universal"^M 1 ( x; z)).
To improve this simulation by a log log n factor, observe that a list of which existential moves to make in the event of each possible sequence of (log log n)=2 universal moves can be given in log n bits. Thus we can write, Accept t ( x) (9e8u)(9 z)(R^Accept t?log log n ( z)) ; (1) where R says that z follows from x in the log log n moves determined by e and u. Now it is easy to write an inductive de nition of R whose depth is log log n. This de nition uses the BIT predicate to decode from e and u which of the possible two moves the Turing machine makes at each of the log log n steps. The simultaneous inductive de nition of Accept is given in Equation 1. Obviously its depth is log n= log log n. 2 Corollary 5.10 For i 1, NC i FO log i n= log log n] .
The polynomial-time hierarchy
In second-order logic we have rst-order logic, plus new relation variables over which we may quantify. Let A j i be a j-ary relation variable. Then (8A j i )' means that for all choices of j-ary relation A j i , ' holds. It is well known that second-order formulas may be transformed into prenex form, with all second-order quanti ers in front. Let SO be the set of second-order expressible properties, and let (SO 9) be the set of second-order properties that may be written in prenex form with no universal second-order quanti ers. Fagin gave the following interesting characterization of nondeterministic polynomial-time (NP) in terms of logical expressibility: Fact 6.1 ( 5]) (SO9) = NP .
A few years later, when he de ned the polynomial-time hierarchy (PH), Stockmeyer showed that it coincided with the set of second-order expressible properties: Fact 6.2 ( 16] ) PH = SO.
As a corollary to Fact 6.2 and Theorem 1.1, we obtain the following characterization of PH as a parallel complexity class: Corollary 6.3 PH is equal to the set of properties checkable by a CRAM using exponentially many processors and constant time 9 : PH = 1 k=1 CRAM 1]-PROC 2 n k ] : Proof The inclusion SO CRAM 1]-PROC 2 n O 1] ] follows just as in the proof of Lemma 3.2. A processor number is now large enough to give values to all the relational variables as well as to all the rst-order variables. Thus, as in Lemma 3.2, the CRAM can evaluate each rst or second-order quanti er in three steps.
The inclusion CRAM 1]-PROC 2 n O 1] ] SO follows just as in the proof of Lemma 3.1. The only di erence is that we use second-order variables to specify the processor number. 2 
Conclusions
To recapitulate, we have shown that parallel time has a simple mathematical de nition: the minimal parallel time needed to compute a property using at most polynomially many processors is equal to the minimum depth of a rst-order inductive de nition of the property. Furthermore, the number of processors needed by the CRAM is closely tied to the number of variables needed in the inductive de nition. We have also given purely syntactic definitions for uniformity of the circuit complexity classes AC i , i 0. Finally, we have given a striking, new characterization of the polynomial-time hierarchy. We believe that these results help to explain the nature of parallel complexity and will lead to an improved understanding of the subject.
There is much work to be done. The following general directions suggest themselves: 9 Up to this point we had been assuming for notational simplicity that a CRAM has at most polynomially many processors. However, the class CRAM t(n)]-PROC p(n)] still makes sense for numbers of processors p(n) that are not polynomially bounded.
1. This paper provides a new way to think about parallel programming. The programmer provides e cient inductive de nitions of the problem to be solved. Our simulation results then automatically give an e cient implementation on a CRAM. Much work is needed to explore whether or not this approach is practical.
2. We have given characterizations of parallel time and number of processors in terms of the depth and number of variables in inductive de nitions. One should now develop upper and lower bounds on these parameters for all sorts of problems. We also feel that the analysis of the simulation in x4 can and should be improved.
3. There are many fascinating questions concerning uniformity and the power of precomputation. We hope that the notion of syntactic uniformity of circuits will help researchers determine when precomputation/nonuniformity can help; or, to prove lower bounds on what can be done by uniform circuits and formulas.
